[[1]](#footnote-1)

CmpE 124 Lab <#>: <Brief Lab Title>

Anahit Sarao, 008435583, CmpE 124 Fall 2005, Lab Section 2

*Abstract*—The abstract briefly states the content and purpose of the report.

# INTRODUCTION

This section introduces the lab project. The basic function and purpose (importance) of the design will be discussed here.

# Design methodology

This section describes the steps you took in designing your circuit. All equations and steps taken in equations will be noted here. Also, all truth tables used in creating your circuit design will be listed here as well. The presentation of information should flow in a logical manner as follows:

## Parts List

* Part 1
* Part 2

## Truth Tables

|  |  |  |
| --- | --- | --- |
| Sample Truth Table for an AND Gate | | |
| X | Y | Out |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |

## Karnaugh Maps

Insert Karnaugh maps here if applicable.

## Original and Derived Equations

All equations used for deriving the circuit design will be noted here.

## Schematics

Any schematics that can legibly fit into this space may be listed here. If they cannot fit without being legible, place them at the end after the printed report and before your hand-drawn waveforms and make a note to the reader to refer to schematics in the appendices.

Schematics MUST be labeled. Each input used, output used, and chip part number must be labeled for clarity.

# testing procedures

The testing procedure should be broken down into steps:

1. Step one.
2. Step two.

And so forth. Any Logic works simulation waveforms against which the circuit design will be tested should be listed here with any corresponding testing steps.

# testing results

The results of your testing procedures will go in this section. This section does not need to be long, but your testing results must be clear.

# Conclusion

This section is used for stating anything that you’ve learned from this lab. The purpose of the lab should be restated here, and lessons learned in respect to the purpose should be stated here. Also, any problems encountered in the design or implementation, as well as any solutions, speculations, and/or insights to the problems should be noted.

# appendices and references

Schematics and hand-drawn waveforms should be stapled after the printed pages.

1. Anahit Sarao, indianvip60@gmail.com [↑](#footnote-ref-1)